This paper investigates the temperature sensitivity of Silicon Nanowire Transistor (SiNWT) depends on the channel length (Lg). It also studies the possibility of using it as a Nano-temperature sensor. The MuGFET simulation tool was used to investigate temperature characteristics of the nanowire transistor. Current-voltage characteristics with different values of temperature with channel length [Lg = 25, 45, 65, 85 and 105 nanometer (nm)], were simulated. MOS diode mode connection suggested to measure the temperature sensitivity of SiNWT. The obtained results show that SiNWT achieved better temperature sensitivity with channel length range between 25 nm to 85 nm at operation voltage (VDD) range 1 V to 3.5 V nm. Beyond that, the temperature sensitivity will be constant even though the channel length increased up to 105 nm and VDD increased to 5 V.
INTRODUCTION
The advance of new technologies in the field of micro and nano electronics industry is measured by its distinction on miniaturization scale to ultra-micro dimensions. Among the limitations of planer metal oxide semiconductor field effect transistor (MOSFET) is leakage current, which causes a critical problem in terms of circuit reliability especially in complementary metal-oxide-silicon (CMOS). To overcome this issue, new 3D structures of transistors, including silicon nanowire transistors (SiNWT), were developed. Recently, many researches focused on the fabrication of SiNWTs transistors as a promising candidate to MOSFET-based devices in the nanoscale region [1, 2] . Thus, an incredible increasing in the number of transistors on a single chip has been achieved and changed the world. The downscaling of transistor size to the nanometer (nm) region encourages further investigation in the field of nanoscale materials and nanoscience as well. The nanometer has been as significant to science as the micrometer was in the previous century [3] .
As aforementioned, as the MOSFET approaches its down scaling limits; many new FET structures are being extensively explored. One of these FETs was the Si-Nanowire Field Effect Transistor (SiNWFET) ( Fig. 1 ). It is one of the most powerful platforms available today in Nano electronics industry. SiNWs are attracting great attention from both academic and semiconductor industry as well. The nanowire dimensions have a significant impact on the operation of such new Nanoelectronic devices and their applications. A new generation of ultra-small transistors and more powerful computer chips using tiny structures called semiconducting nanowires will be more applicable in the future after more discoveries by researchers [4] [5] [6] .
The remaining part of this paper is organized as follows: The next section presents an overview about Nanowire technology. Section III introduces adopted methods of this research. The results and discussions are presented in Section IV. Finally, paper is concluded in Section V.
II. NANOWIRE TECHNOLOGY
Nowadays, the application of nanoscience and its inherent technology has been extensively used in interdisciplinary research most especially for the past two decades. The concept of nanotechnology involves the use of low dimensional materials with different structural configurations which include the nanowires, nano-rods, nanotubes or nanocrystalline films. A nanowire in electronics engineering is a circular or rectangular cross-sectional nanostructure that has a thickness or diameter constrained to tens of nanometers or less and an unconstrained length. Numerous different types of nanowires exist, including metallic, semiconducting, and insulating, for electronic device applications. All of these types are important. In nan electronics research, a semiconducting nanowire is used in active devices, an insulating nanowire is used in nano-capacitors, and a metallic nanowire is used to link nano-components into extremely small circuits [7, 8] . In order to optimize dimensions, ambient temperature and orientation of channel in SiNWT design, simulation is needed to characterize the behavior of the SiNWT and help making design decisions. Fig. 1 he device structure of a SiNWFET [9] Apparently, the subsumed electronics applications -that is, for use within equipment-are the best example for using the semiconductor temperature sensor [10] . The transistor based temperature sensors are designed depending on the temperature characteristics of current-voltage curves of the Nanowire transistor [11] [12] [13] [14] . The bipolar transistor can be used as a temperature sensor by connecting the base and collector together. This will use a transistor in diode mode. While the transistor in MOSFET structures can be used as a temperature sensor by connecting the gate with either source or drain (Fig. 2 ). Electronic devices in Nano dimension like diodes, transistors, capacitors and resistors appealing, particularly the attention to the electronics industry due to the drive for ever-smaller electronic circuits. 
III. RESEARCH METHODOLOGY

A. MuGFET Simulation
Simulation tools of electronic devices have become increasingly important to understand the physics behind the structures of new devices [8] . Simulation tools can also help identify device strengths, weaknesses, and retrenchment costs and illustrate the extensibility of these devices in the nm range. Consequently, MuGFET simulator is utilized in this research for the analysis the temperature characteristics of SiNWT based on channel length. Experimental work can be supported by simulation tools to further explore the development of MuGFET for Nano-dimensional characterization. The output characteristic curves of the transistor under different conditions and with different parameters are considered.
Simulation tool (MuGFET) can choose either PADRE or PROPHET simulate and both simulates are developed in Bell Laboratories. PROPHET is a partial differential equation profiler for 1, 2, or 3 dimensions. PADRE is a device-oriented simulator for 2D or 3D device with arbitrary geometry [8] . This software provides many useful characteristic curves for both nanowires and FinFETs for engineers and for deeply understanding Physics. The MuGFET simulation tool also provides self-consistent solutions to the Poisson and driftdiffusion equation [8] . MuGFET is used to simulate the motion of transport objects in the calculation of the characteristics for Nanowire [15] .
B. Drain Current Variation (∆I d)
Delta (∆) express of the 4th letter in the Greek alphabets which is spell as 'D' in the English alphabets. In general physics and mathematics delta is the standard symbol to represent change in some quantity, e i the differences of two figures, numbers, measurements, etc. Here in this work, delta is used for measure and observe the drain current Id where simulation results arranging many matrices according to Vg as a function of Id. We decided to calculate delta here by subtract the small value of Id from the bigger one by using the following linear equation:
C. Simulation Setup
Firstly, the Id-Vg characteristics of nanowire at a temperature (250, 275, 300, 325, 350, 375, 400, 425 and 450 K°) were simulated with Channel diameter = 5 nm for different channel lengths and operating voltages. In this case, for each channel length, twenty-one (21) operating voltages (VDD) in the range 0-5 V were considered by step of 0.25 V. Details simulation parameters are listed in TABLE I. 
IV. RESULTS AND DISCUSSION
In this simulation scenario, the Id-Vg characteristics of SiNWT for varying temperatures from 250 to 450 K° by increasing of 25 K° were simulated. Fig. 3 to Fig. 7 show the change in ∆I, as an indicator of transistor sensitivity with temperature variation for each Lg value (25, 45, 65, 85, and 105 nm) respectively. The VDD also varied in the range of 0 -5 V at 0.25 V steps. It is obvious that the maximum sensitivities (max ∆I) obtained at the relatively lower temperatures, and the values decreased linearly as temperature increased for all VDD voltages. For example, Fig.3 presents the maximum temperature sensitivity values at VDD = 1.0 V (Lg = 25 nm); followed by max ∆I at VDD = 1.5 V for Lg = 45 nm, VDD = 3.25 V for Lg = 65 nm, VDD = 3.5 V for Lg = 85 nm, and finally VDD = 3.5 V for Lg = 105 nm. Fig.8 to Fig. 12 illustrate the changes in ∆I with increasing VDD at T= 250, 275, 300, 325, 350, 375, 400, 425 and 450 K° for each channel length, Lg = 25, 45, 65, 85, and 105 nm. As shown in the figures, following maximum sensitivities (max ∆I) were observed lower VDD voltages at short channel lengths (25 to 45 nm) while at longer channel length, the highest sensitivity was achieved with higher values of operating voltages. Figure 13 shows the optimized operating voltage VDD based on best temperature sensitivity with channel length, this optimized operating voltage VDD related with the peaks of temperature sensitivity in Fig. 8 to 12 . So the temperature sensitivity will increase remarkably until 65 nm length of the channel, then increased slightly in-between 65 nm and 85 nm length of the channel and finally it will be stable without increasing with increase channel length beyond 85 nm. The effects of changing Lg on SiNWT temperature characteristics were investigated. The obtained results show that with diode mode transistor connection, the best increments -sensitivity-in current (ΔId) with temperature occur between 25 nm to 85 nm channel length range, and beyond will be stable without any effect by increasing Lg. In the future, more simulations will be carried out to consider the other parameters (such as channel diameter and oxide thickness) and characterize the SiNWT based on temperature sensitivity and stability. 
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